FPGA-Systems Events

Школа синтеза но в Иране )

Introducing LUMOS: A RISC-V Processor for Computer Architecture Education

LUMOS is a multicycle RISC-V processor core developed at the Iran University of Science and Technology (IUST) to provide students in computer architecture courses with a hands-on platform for exploring processor design. While implementing only a subset of the RV32I instruction set, LUMOS is intentionally designed with modularity in mind, enabling students to work on various components of the processor as part of their course projects.

This semester, students at IUST are working to integrate a Fixed Point Unit within the LUMOS core as a part of their final course project. Alongside the integer instructions supported by the core, a simple program will be used for demonstration of the CPUs internal mechanisms.

For educators interested in RISC-V and computer architecture, the LUMOS processor is available in the IUST Computer Organization GitHub repository:

https://github.com/IUST-Computer-Organization/LUMOS

www.tgoop.com/fpgasystems_events/2802

2.3K viewsMichael Korobkov, Jun 12 at 14:38

Школа синтеза но в Иране )

Introducing LUMOS: A RISC-V Processor for Computer Architecture Education

LUMOS is a multicycle RISC-V processor core developed at the Iran University of Science and Technology (IUST) to provide students in computer architecture courses with a hands-on platform for exploring processor design. While implementing only a subset of the RV32I instruction set, LUMOS is intentionally designed with modularity in mind, enabling students to work on various components of the processor as part of their course projects.

This semester, students at IUST are working to integrate a Fixed Point Unit within the LUMOS core as a part of their final course project. Alongside the integer instructions supported by the core, a simple program will be used for demonstration of the CPUs internal mechanisms.

For educators interested in RISC-V and computer architecture, the LUMOS processor is available in the IUST Computer Organization GitHub repository:

BY FPGA-Systems Events